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This thesis reports emerging embedded nonvolatile memory solution for ultra low power 
microcontroller systems. 
Many semiconductor devices are used nowadays. In case of microcontrollers, that with 
embedded flash memory have become the mainstream and that volume is 70% of all market of 
microcontroller and the average growth rate of the market is about 16%, compared to the growth 
rate of all microcontroller market. Thus, the non-volatile memory devices typified by Flash 
memory are core technologies of all industries. Currently, Flash-MCU has become the 
mainstream of the microcontrollers. In the future, in which the semiconductor miniaturization, 
and the greening of society advance, the conventional embedded memory (SRAM, Flash 
memory) has the technology limitation such as the leakage current problem with the 
miniaturization of process technology, the next-generation nonvolatile memory (NVRAM) is 
expected. This study is intended to overcome the challenge of embedded the nonvolatile memory 
and investigate that solution for ultra-low power microcontroller systems. 
For microcontroller systems, critical issues related to embedded nonvolatile memory are 
pointed out in Chapter 2. The main issues of an embedded nonvolatile memory design are 
summarized as five limitations: low voltage operation, high endurance characteristic, high speed 
access, high density, and low leakage current design of system for low power dissipation. An 
explanation for each limitation is provided to enhance understanding of the study objective. 
For the next three parts of this paper, practical nonvolatile memory design techniques against 
each limitation are demonstrated. In Chapter 3, Capacitor-coupled EEPROM design with 
capacitor-coupled EEPROM cell and dual-mode sensing scheme for low voltage, high endurance, 
and high speed access is discussed. 
In Chapter 4, practical high density 1T-4MTJ MRAM (Magnetic Random Access Memory) 
design with 1T-4MTJ cell and voltage-offset self-reference sensing scheme for high endurance, 
high density, and high speed access is discussed.  
In Chapter 5, the zero standby microcontroller system technology with normally-off system 
architecture and its power management scheme for low voltage operation and low leakage 
current in point view of hardware and software technologies is discussed.  





1. Background of research area 
Many semiconductor devices are used nowadays. In case of microcontrollers, that with 
embedded flash memory have become the mainstream and that volume is 70% of all market of 
microcontrollers. The market overview of microcontrollers is shown in Figure 1. The average 
growth rate of the market is about 16%, compared to the growth rate of all microcontroller 
market, it has remained at a high rate. Thus, the non-volatile memory devices typified by Flash 
memory are core technologies of all industries. Microcontroller applications and market volume 
is shown in Figure 2. Thus, nonvolatile memory is embedded to almost of microcontroller 
devices.  
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Figure 2: MCU applications and market volume 
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2. Objective of this study 
As mentioned in previous chapter, nonvolatile memory is a key device for recent microcontroller 
systems. The trend of microcontroller with embedded nonvolatile memory is shown in Figure 3. 
Through ’80 years from the end of the ’70s, it appeared single-chip microcontroller with 
embedded mask ROM, and it becomes possible to make the generalization with instruction sets 
architecture and real time control. Thereby, it has made a big evolution in terms of performance 
and ease of use. In the late of ’80s, it appeared the microcontroller with EPROM (Erasable 
Programmable Read Only Memory) or OTP (One Time Programmable read only memory), and 
it becomes possible to write the program data at production stage by user. Thereby, the 
development and production cost has been greatly improved. After then, in the half of ’90s, it 
appeared the microcontroller with embedded Flash memory (Flash-MCU), and it becomes 
possible to rewrite the program data after production. Thereby, a mass production setup has 
become possible at program development completion and the development period has become 
enabled to be shorten. In addition, a big change has been happened on production and 
distribution cost side because of commonization of microcontrollers. Currently, Flash-MCU has 
become the mainstream of the microcontrollers. In the future, in which the semiconductor 
miniaturization, and the greening of society advance, the conventional embedded memory 
(SRAM, Flash memory) has the technology limitation such as the leakage current problem with 
the miniaturization of process technology, the next-generation nonvolatile memory (NVRAM) is 
expected. This study is intended to overcome the challenge of embedded the nonvolatile memory 
and investigate that solution for ultra-low power microcontroller systems. 
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Figure 3: Trend of microcontroller with embedded nonvolatile memory 
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3. Overview of this thesis 
Figure 4 presents the outline of this thesis, as visualized very simply. First, the background and 
objective of this study are described. For microcontroller systems, critical issues related to 
embedded nonvolatile memory are pointed out in Chapter 2. The main issues of an embedded 
nonvolatile memory design are summarized as five limitations: low voltage operation, high 
endurance characteristic, high speed access, high density, and low power consumption energy 
design of system for low power dissipation. An explanation for each limitation is provided to 




Challenge of embedded nonvolatile memory
for microcontrollers 
2. High endurance
3. High speed access
4. High density
Chapter 3
Approach of Capacitor-coupled Flash memory
- Capacitor-coupled cell
- Dual-mode sensing scheme
Chapter 4
Approach of high density 1T-4MTJ MRAM
- High density 1T-4MTJ cell
- Voltage-offset self-reference sensing scheme
- Hierarchical embedded MRAM architecture
Chapter 5
Approach of Zero standby microcontroller system
- Architecture with Normally-off technology
- Power management technology
- Task scheduling
- Autonomous standby mode transition control
- Nonvolatile memory access control
5. Low energy consumption 
1. Low voltage operation
 
Figure 4: Outline of this thesis 
 
 
For the next three parts of this paper, practical nonvolatile memory design techniques against 
each limitation are demonstrated. In Chapter 3, Capacitor-coupled EEPROM design with 
capacitor-coupled EEPROM cell and dual-mode sensing scheme for low voltage, high endurance, 
and high speed access is discussed. 
In Chapter 4, practical high density 1T-4MTJ MRAM (Magnetic Random Access Memory) 
design with 1T-4MTJ cell and voltage-offset self-reference sensing scheme for high endurance, 
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high density, and high speed access is discussed.  
In Chapter 5, the zero standby microcontroller system technology with normally-off system 
architecture and its power management scheme for low voltage operation and low leakage 
current in point view of hardware and software technologies is discussed.  
The overall conclusion of this contribution is presented as a summary in Chapter 6. 
4. Essentials of this thesis 
In Chapter 3, a dual-mode sensing (DMS) schenie of a capacitor-coupled EEPROM cell has 
been discussed. A new memory cell structure shown in Figure 5 and a new sensing scheme are 
proposed and estimated. The new memory cell combines an EEPROM cell with a DRAM cell. 
The DMS scheme utilizes the charge-mode sensing of the DRAM cell in addition to the 
current-mode sensing of the EEPROM cell. Using this DMS technique, the sensing speed can be 
enhanced by 36% at a cell current of 15 FA by virtue of the additional charge-mode sensing. 
Furthermore, the stress applied to the tunnel oxide of the memory transistor can be relieved by 
decreasing the programming voltage and shortening the programming time. Therefore, with this 
memory cell structure and sensing scheme, it is possible to realize high-speed sensing in 
low-voltage operation and high endurance. 
 
            
Figure 5: A newly proposed capacitor-coupled EEPROM cell. 
(a) A memory cell circuit. (b) A cross sectional view. 
 
In Chapter 4, a high-density memory cell named 1-Transistor 4-Magnetic Tunnel Junction 
(1T-4MTJ) has been proposed for Magnetic Random Access Memory (MRAM) shown in Figure 
6. The new 1T-4MTJ cell has been successfully demonstrated by a 1-Mb MRAM test chip using 
130-nm CMOS process. A 1-Mb 1T-4MTJ MRAM with 50MHz@4cycle operation 
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(tAC=56nsec) is demonstrated. Furthermore, the effective array size of 1T-4MTJ cell is 
estimated to be reduced of -35.7%. By using 1T-1MTJ and 1T-4MTJ cells, on-chip hierarchical 
memory scheme composed of fast 1T-1MTJ cell for cache memory and small 1T-4MTJ cell for 
large-capacity memory is feasible. Thus, microcontroller design indicates chip size reduction 
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Figure 6: 1T-4MTJ MRAM cell structures 
 
In Chapter 5, the low-power multi-sensor system with power management and nonvolatile 
memory access control for IoT applications, which achieves almost zero standby power at the 
no-operation modes has been proposed. System diagram of proposed normally-off multi-sensor 
node is shown in Figure 7. In here, power management scheme with activity localization can 
reduce the number of transitions between power-on and power-off modes with rescheduling and 
bundling task procedures. In addition, autonomously standby mode transition control selects the 
optimum standby mode of microcontrollers, reducing total power consumption. We demonstrate 
with evaluation board as a use case of IoT applications, observing 91 percent power reductions 
by adopting task scheduling and autonomously standby mode transition control combination. 
Furthermore, we propose a new nonvolatile memory access control technology, and estimate the 













































Figure 7: System diagram of proposed normally-off multi-sensor node 
 
 
This study is presented as measures to address the following three main points: 
1. A dual-mode sensing scheme of capacitor-coupled EEPROM cell (Chapter 3) 
2. A high-density and high-speed 1T-4MTJ MRAM with voltage offset self-reference 
 sensing scheme (Chapter 4) 
3. Low-power multi-sensor system with power management and nonvolatile memory 
 access control for IoT applications (Chapter 5) 
These technologies are the most promising candidates for future embedded nonvolatile memory 
solution for ultra low power microcontroller systems. 

